

# Intel® 41210 Serial to Parallel PCI Bridge

Specification Update

---

*September 2007*

**Notice:** The Intel® 41210 Serial to Parallel PCI Bridge may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Order Number: 301208-009US



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or by visiting [Intel's Web Site](#).

Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families. See [http://www.intel.com/products/processor\\_number](http://www.intel.com/products/processor_number) for details.

Code Names are only for use by Intel to identify products, platforms, programs, services, etc. ("products") in development by Intel that have not been made commercially available to the public, i.e., announced, launched or shipped. They are never to be used as "commercial" names for products. Also, they are not intended to function as trademarks.

BunnyPeople, Celeron, Celeron Inside, Centrino, Centrino logo, Core Inside, FlashFile, i960, InstantIP, Intel, Intel logo, Intel386, Intel486, Intel740, IntelDX2, IntelDX4, IntelSX2, Intel Core, Intel Inside, Intel Inside logo, Intel Leap ahead., Intel Leap ahead. logo, Intel NetBurst, Intel NetMerge, Intel NetStructure, Intel SingleDriver, Intel SpeedStep, Intel StrataFlash, Intel Viiv, Intel vPro, Intel XScale, Itanium, Itanium Inside, MCS, MMX, Oplus, OverDrive, PDCharm, Pentium, Pentium Inside, skool, Sound Mark, The Journey Inside, VTune, Xeon, and Xeon Inside are trademarks of Intel Corporation in the U.S. and other countries.

\*Other names and brands may be claimed as the property of others.

Copyright © 2007, Intel Corporation. All rights reserved.



## Contents

---

<b>Revision History</b> .....	4
<b>Preface</b> .....	5
<b>Summary Table of Changes</b> .....	6
<b>Identification Information</b> .....	10
<b>Errata</b> .....	11
<b>Specification Changes</b> .....	24
<b>Specification Clarifications</b> .....	26
<b>Documentation Changes</b> .....	28



## Revision History

---

Date	Version	Description
September 2007	009	Added Specification Clarification 3. Added Document Change 7.
November 2005	008	Added Errata 36.
May 2005	007	<ul style="list-style-type: none"><li>Added Specification Change 8.</li><li>Added Specification Clarification 2.</li><li>Added Documentation Change 6.</li></ul>
April 2005	006	<ul style="list-style-type: none"><li>Added Specification Change 7.</li><li>Added Documentation Change 5.</li></ul>
January 2005	005	<ul style="list-style-type: none"><li>Added Erratum 34 and 35.</li></ul>
October 2004	004	<ul style="list-style-type: none"><li>Changed PWROK to PERST# throughout this document</li><li>Added Reference Code note to Erratum 19, 20, 25, 28 and 32</li><li>Updated problem statement for Errata 30</li><li>Added Errata 32 and 33</li><li>Added Specification Clarification 1</li></ul>
July 2004	003	<ul style="list-style-type: none"><li>Added Errata 31</li><li>Added Specification Change 6</li><li>Removed Documentation Changes 2 and 3</li><li>Added Documentation Change 4</li></ul>
May 2004	002	<ul style="list-style-type: none"><li>Updated status of Erratum 15, 16, 17, 21, 22, and 23.</li><li>Added Marking Information</li><li>Added Erratum 24 through 30.</li><li>Added Specification Changes 2 through 5.</li><li>Added Documentation Changes 1 through 3.</li></ul>
March 2004	001	Initial release



## Preface

---

This document is an update to the specifications contained in the Affected Documents/Related Documents table below. This document is a compilation of device and documentation errata, specification clarifications and changes. It is intended for hardware system manufacturers and software developers of applications, operating systems, or tools.

Information types defined in Nomenclature are consolidated into the specification update and are no longer published in other documents.

This document may also contain information that was not previously published.

## Affected Documents/Related Documents

Title	Order
<i>Intel® 41210 Serial to Parallel PCI Bridge Developer's Manual</i>	278890
<i>Intel® 41210 Serial to Parallel PCI Bridge Design Guide</i>	278801
<i>Intel® 41210 Serial to Parallel PCI Bridge Datasheet</i>	278875

## Nomenclature

**Errata** are design defects or errors. These may cause the Intel® 41210's behavior to deviate from published specifications. Hardware and software designed to be used with any given stepping must assume that all errata documented for that stepping are present on all devices.

**Specification Changes** are modifications to the current published specifications. These changes will be incorporated in any new release of the specification.

**Specification Clarifications** describe a specification in greater detail or further highlight a specification's impact to a complex design situation. These clarifications will be incorporated in any new release of the specification.

**Documentation Changes** include typos, errors, or omissions from the current published specifications. These will be incorporated in any new release of the specification.

**Note:** Errata remain in the specification update throughout the product's lifecycle, or until a particular stepping is no longer commercially available. Under these circumstances, errata removed from the specification update are archived and available upon request. Specification changes, specification clarifications and documentation changes are removed from the specification update when the appropriate changes are made to the appropriate product specification or user documentation (datasheets, manuals, etc.).



## Summary Table of Changes

---

The following table indicates the errata, specification changes, specification clarifications, or documentation changes which apply to the Intel® 41210 product. Intel may fix some of the errata in a future stepping of the component, and account for the other outstanding issues through documentation or specification changes as noted. This table uses the following notations:

### Codes Used in Summary Table

#### Stepping

X:	Errata exists in the stepping indicated. Specification Change or Clarification that applies to this stepping.
(No mark) or (Blank box):	This erratum is fixed in listed stepping or specification change does not apply to listed stepping.

#### Page

(Page):	Page location of item in this document.
---------	---

#### Status

Doc:	Document change or update will be implemented.
Fix:	This erratum is intended to be fixed in a future step of the component.
Fixed:	This erratum has been previously fixed.
No Fix:	There are no plans to fix this erratum.
Plan Fix:	This erratum may be fixed in a future stepping of the product.

#### Row

	Change bar to left of table row indicates this erratum is either new or modified from the previous version of the document.
--	---



## Errata (Sheet 1 of 2)

No.	Steppings				Page	Status	Errata
	A1	B0	C0	C1			
1	X				11	Fixed	JTAG HIGHZ command does not function
2	X				11	Fixed	Boundary scan input data inverted
3	X				11	Fixed	Some correctable errors may result in system hang
4	X				11	Fixed	Incorrect default value for PCI Express Next Pointer register in EXP_NXTP interrupt controller register set
5	X				12	Fixed	PxM66EN set to incorrect voltage
6	X				12	Fixed	Intel® 41210 Serial to Parallel PCI Bridge data corruption without error forwarding to MCH
7	X				12	Fixed	Link-Level Retry Buffer (LLRB) data parity error triggers link down instead of forwarding error
8	X				13	Fixed	Link-Level Retry Buffer (LLRB) header parity error forwarding to MCH instead of causing link down
9	X				13	Fixed	SERR# set to incorrect voltage
10	X				13	Fixed	JTAG TDO set to incorrect voltage
11	X				13	Fixed	PCI-Express link fails to train when using polarity inversion
12	X	X			14	Fixed	Secondary bus may not initialize correctly at 100 MHz PCI-X or 133 MHz
13	X	X			14	Fixed	PCI-X memory write with data parity error on either bus A or bus B, sets the bus A Master Data Parity Error bit
14	X	X			15	Fixed	Signaled system error set when message is not escalated
15	X	X	X		15	Fixed	Intermittent PCI 33 MHz operation when PCI-X initialization is expected
16	X	X	X	X	15	No Fix	Secondary bus PxPCIRST# pulse prior to the rising edge of PERST#
17	X	X			15	No Fix	Unable to train in ×1 on Lane 3, 4, or 7 when Lane 0 is broken
18	X	X	X	X	16	No Fix	IOxAPIC End-Of-Interrupt (EOI) register is read/write but should be write-only
19	X	X	X	X	16	No Fix	Unreliable PCI Express* link operation when L0s active state power management is enabled
20		X	X	X	16	No Fix	Slow edge rates are observed when the Intel® 41210 Serial to Parallel PCI Bridge is driving the PCI-X bus at specific temperatures
21			X		17	Fixed	PCI link training failures on cold reset
22			X		17	Fixed	PCI Express link retraining fails after MCH issues secondary bus reset
23	X	X	X		17	Fixed	ACK/NAK DLLP with reserved encoding causes compliance issue
24	X	X	X	X	17	No Fix	SSE bit set for PERR# assertion when error reporting is masked
25	X	X	X	X	18	No Fix	Data Parity Error detected on PCI/X interface fails to propagate bad parity
26	X	X	X	X	18	No Fix	41210 Bridge Fails to train down in the presence of a degraded lane



## Errata (Sheet 2 of 2)

No.	Steppings				Page	Status	Errata
	A1	B0	C0	C1			
27	X	X	X	X	19	No Fix	PCI Express and PCI-X Header Logs and First Error Pointers do not remain sticky through reset.
28	X	X	X	X	19	No Fix	Incorrect Default Value for PCI Express Flow Control Protocol Error Severity Bit.
29	X	X	X	X	19	No Fix	Power State Bits in PCI Express Power Management Control/Status Register mistakenly accept reserved values.
30	X	X	X	X	20	No Fix	Performance across an Upstream x1 PCI Express Link is less than expected.
31	X	X	X	X	20	No Fix	SKP Ordered Set may not be sent within required interval during link recovery if a packet is pending
32	X	X	X	X	21	No Fix	PCI Express ESD enhancement requires a change to register settings
33	X	X	X	X	21	No Fix	SERR fatal/non-fatal error message enabled with incorrect error message enabled bit
34	X	X	X	X	22	No Fix	Byte Enables (BE) not included in PCI delayed reads can cause data corruption
35	X	X	X	X	22	No Fix	41210 may become unresponsive when transitioning into the D3 power state.
36	X	X	X	X	23	No Fix	Under certain conditions, inbound prefetched PCI read requests may return wrong data to the requestor





## Specification Changes

No.	Steppings				Page	Specification Changes
	A1	B0	C0	C1		
1		X	X	X	24	Ball pad T24 changes from an NC (No Connect NC17) to a pin that requires an external pull-up resistor
2	X	X	X	X	24	L0s state is not supported
3	X	X	X	X	24	Linear Voltage Regulators are Recommended for 1.5 V supplies
4	X	X	X	X	24	Updated Power Sequencing Steps for VCC15 and VCC33 Voltages
5	X	X	X	X	25	Use Microcontroller When Implementing Some Erratum Workarounds
6	X	X	X	X	25	BCNF Bit 3 Changed to Reserved bit
7	X	X	X	X	25	Updated Microcontroller Reference Code
8	X	X	X	X	25	REFCLK relationship to voltage rails

## Specification Clarifications

No.	Steppings				Page	Specification Clarifications
	A1	B0	C0	C1		
1	X	X	X	X	26	SMBus connection recommendations for PCI Express adapter cards
2	X	X	X	X	26	Recommended termination for unused PCI/PCIX segment
3	X	X	X	X	27	41x10 interaction with 5V PIC microcontroller may be intermittent


## Documentation Changes

No.	Document Revision	Page	Documentation Changes
1	278890 278801	28	L0s state is not supported.
2	278801	28	Removed; incorporated into Design Guide
3	278801	28	Removed; incorporated into Design Guide
4	278890	28	Offset 40h: BCNF - Bridge Configuration Register Bit 3 Changed to Reserved
5	278875	29	PCI clock timings table missing absolute minimum clock cycle times
6	278801	30	REFCLK Relationship to Voltage Rails Change
7	278890	30	Device REVID 00h (is an error) and needs to be changed to 09h per the C1 revision

## Identification Information

### Markings

**Figure 1. Marking Information**



Stepping	Q Number	MM Number <sup>†</sup>	Notes
A1	Q645ES	857075	
B0	Q584ES	856480	
C0 with burn-in	Q718ES	858281	
C0 without burn-in	Q719ES	858282	
C1 with burn-in	Q812ES	861105	
C1 without burn-in	Q813ES	860905	
Production	SL7JE	860909	

**Note:**

<sup>†</sup> MM = Material Master ID. Reference the MM when placing an order.



## Errata

---

### 1. JTAG HIGHZ command does not function

**Problem:** When in JTAG mode, the HIGHZ command given through the Test Access Port (TAP) does not force the Intel® 41210 Serial to Parallel PCI Bridge (called hereafter the "41210 Bridge" or "41210") outputs to the High-Z state.

**Implication:** The JTAG HIGHZ command does not work. Each bit must be set individually.

**Workaround:** Use the boundary scan chain to force all outputs to High-Z state. This workaround is effective but consumes more time than issuing a HIGHZ instruction, which forces all outputs to a high impedance with one bit being set.

**Status:** Fixed. See the "Summary Table of Changes" on page 6.

### 2. Boundary scan input data inverted

**Problem:** Data driven in during boundary scan gets inverted during the capture phase (all of the 41210 I/O pins, except for SDTA, SCLK, PERST#, and RSTIN#). This is not in compliance with the IEEE Standard Test Access Port and Boundary Scan Architecture 1149.1a Specification.

**Implication:** Boundary scan tests show errors on most I/O pins.

**Workaround:** Invert the TDO signal for all but SDTA, SCLK, PERST#, and RSTIN# when using boundary scan software.

**Status:** Fixed. See the "Summary Table of Changes" on page 6.

### 3. Some correctable errors may result in system hang

**Problem:** Some correctable errors, including errors in configuration retries, power management messages, and traffic on the PCI Express\* link may result in bad internal parity, resulting in a fatal error.

**Implication:** Some errors that would otherwise be correctable result in bridge failure and probable system hang. This erratum does not affect normal (error-free) operation.

**Workaround:** None.

**Status:** Fixed. See the "Summary Table of Changes" on page 6.

### 4. Incorrect default value for PCI Express Next Pointer register in EXP\_NXTP interrupt controller register set

**Problem:** The PCI Express Next Pointer register at offset 45H should have a default value of 6CH, indicating Power Management Capability Identifier, but instead is set at 00H, indicating that this is the last capability.

**Implication:** BIOS-based power management that attempts to access this capability by means of this register does not function.

**Workaround:** BIOS-based power management can function by accessing the EXP power management capability at offset 6CH.

**Status:** Fixed. See the "Summary Table of Changes" on page 6.



## 5. Pxm66EN set to incorrect voltage

**Problem:** The Pxm66EN signal is pulled up to 3.3 V with a 5.1 KΩ resistor on the board, but the measured voltage is 1.0 V with or without an add-in card present. Pxm66EN should be at 3.3 V without an add-in card present.

**Implication:** Auto-detection of 66 MHz PCI devices is prevented. The bus speed is forced to 33 MHz when not in PCI-X mode. Only buses that should be set to 66 MHz PCI are impacted.

**Workaround:** None.

**Status:** Fixed. See the “Summary Table of Changes” on page 6.

## 6. Intel® 41210 Serial to Parallel PCI Bridge data corruption without error forwarding to MCH

**Problem:** Posted transactions with poisoned data may be received by the MCH without detecting a parity error.

**Implication:** The MCH handles the poisoned data as a normal packet, resulting in silent corrupted data. When the parity error is a result of a transaction from the PCI/PCI-X bus or PCI/PCI-X buffer RAM parity error, the error-message escalation occurs from the 41210, when enabled. When the parity error is the result of PCI Express buffer RAM parity error, no error escalation occurs. In the latter case, none of the registers indicate a failure.

**Workaround:** None.

**Status:** Fixed. See the “Summary Table of Changes” on page 6.

## 7. Link-Level Retry Buffer (LLRB) data parity error triggers link down instead of forwarding error

**Problem:** A posted transaction (replayed) with data that utilizes a three-DWord header and encounters an LLRB RAM parity error in the location where the last DWord is stored triggers a link polling LTSSM state instead of forwarding the error.

**Implication:** System failure is likely to occur, causing the 41210 to be reset, all in-flight transactions within the 41210 to be lost, and the PCI/PCI-X busses on the 41210 to be reset. The 41210 error escalation does not occur due to the link going down, but MCH registers may notify that the link is down.

**Workaround:** None.

**Status:** Fixed. See the “Summary Table of Changes” on page 6.



## 8. **Link-Level Retry Buffer (LLRB) header parity error forwarding to MCH instead of causing link down**

**Problem:** A posted transaction (replayed) with data followed by a non-posted transaction is enqueued in the LLRB. When the non-posted header control bits [63:48] of the request header encounter a RAM parity error, the request is forwarded over the PCI Express\* bus as a poisoned Transaction Layer Packet (TLP) instead of bringing the link down. The packet is forwarded with the header fields (Byte Enable or tag) corrupted, resulting in possible side effects of data corruption, completion timeouts, and unexpected completions.

**Implication:** A non-posted transaction from the 41210 occurs with setting the received poisoned TLP in MCH. The transaction may have incorrect Byte Enables, which may result in incorrect values returned to the requestor on the 41210. When the tag field is corrupted, the completion returns and matches an incorrect read request or is flagged as an unexpected completion in the 41210. The original request eventually gets a completion timeout. When the MCH supports inbound non-posted write transactions, these transactions may be accepted and data corruption may be seen. When the MCH does not support inbound non-posted write transactions, the unsupported request is returned.

**Workaround:** None.

**Status:** [Fixed](#). See the “[Summary Table of Changes](#)” on page 6.

## 9. **SERR# set to incorrect voltage**

**Problem:** SERR# is being driven to 1 V. The 41210 detects SERR# being asserted on both segments of the 41210 during boot up and does not detect SERR# assertion when a device on the PCI-X bus asserts SERR#.

**Implication:** The 41210 falsely detects and logs SERR# assertion for both bridge segments during boot-up due to the SERR# pin being held at 1 V, which the 41210 detects as a logic low (asserted). Devices assert SERR# for a minimum of one clock when an SERR# occurs. Since SERR# is being held low, devices asserting SERR# are not detected by the 41210.

**Workaround:** None.

**Status:** [Fixed](#). See the “[Summary Table of Changes](#)” on page 6.

## 10. **JTAG TDO set to incorrect voltage**

**Problem:** The JTAG TDO pin voltage should range from 0 V to 3.3 V, but is being set incorrectly to range from 1 V to 2.34 V.

**Implication:** The effects of this are platform specific. The output voltages for TDO are incorrect, causing difficulty for test equipment and other silicon to analyze JTAG data.

**Workaround:** When JTAG testing is required, external voltage translation circuitry may be needed to convert TDO voltage levels to the correct functional voltages.

**Status:** [Fixed](#). See the “[Summary Table of Changes](#)” on page 6.

## 11. **PCI-Express link fails to train when using polarity inversion**

**Problem:** On platforms that implement Polarity Inversion on the 41210 Bridge-to-MCH PCI Express link, the link does not train.

**Implication:** The 41210 is not seen by OS or BIOS and is not configured. This does not affect platforms that do not use polarity inversion.

**Workaround:** Platform-specific BIOS workarounds have been identified. Please refer to the appropriate BIOS specification.

**Status:** [Fixed](#). See the “[Summary Table of Changes](#)” on page 6.



## 12. Secondary bus may not initialize correctly at 100 MHz PCI-X or 133 MHz

PCI-X mode 1

**Problem:** When a 133 MHz PCI-X-capable device is plugged into a bus supporting PCI-X greater than 100 MHz, the 41210 may not initialize the bus correctly at 100 MHz PCI-X or 133 MHz PCI-X.

**Implication:** The bus may initialize at 66 MHz PCI-X.

**Workaround:** A software and a hardware workaround have been identified for non-hot-plug buses.

**Software workaround:** For buses with hot-plug disabled, force the bus to the correct frequency by writing to bits[10:9] (PFREQ) of the 41210 Bridge Configuration Register [Bus 0, Device 0, Function 0 (segment A) and Function 2 (segment B), Offset 40–41], and issuing a Secondary Bus Reset (SBR) with bit[6] (SBR) in the Bridge Control Register (Bus 0, Device 0, Function F0 and F2, Offset 3E). This is not a valid workaround to configure a bus in one-slot-no-glue mode.

**Hardware workaround:** Replace the 3.3 K $\Omega$  pull-up resistor on PxPCIXCAP with a 1.5 K $\Omega$  resistor. This workaround works only with Conventional PCI and PCI-X mode 1 cards. When this workaround is used on a PCI-X mode 2 capable bus with a PCI-X mode 2 card, improper frequency and mode selection occur.

**Status:** Fixed. See the “Summary Table of Changes” on page 6.

## 13. PCI-X memory write with data parity error on either bus A or bus B, sets the bus A Master Data Parity Error bit

**Problem:** When the SERR# Enable (SEE) bit in 41210 Bridge configuration space (Bus 0, Device 0, Function 0, Offset 04H–05H, bit[8]) is set to enable SERR# reporting on bus A, and a Memory Write is issued with a Data Parity Error (DPE) on either of the secondary buses (A or B), the bus A Master Data Parity (MDP) error bit (Bus 0, Device 0, Function 0, Offset 06H–07H, bit[8]) in the Status (STS) register is set regardless of whether there is a parity error on bus A or bus B. The Parity Error Response (PER) bit (Bus 0, Device 0, Function 0 and 2, Offset 04H–05h, bit[6]) is set to disabled on the side that has the data parity error injected for this case.

The STS MDP bit should not depend on SEE being enabled and should not get set when the PER bit disables DPE reporting. Bus B does not exhibit the same behavior.

Table 1 summarizes the conditions under which this erratum can be reproduced.

**Table 1. Errata Conditions**

Bus A		Bus B		DPE Injected into Bus	Bus A	Bus B
SEE	PER	SEE	PER		MDP	MDP
1	0	0	0	A	1	0
1	0	0	0	B	1	0

**Implication:** This erratum may result in system hang, depending on error handling. This erratum occurs only when the SERR# Enable bit is set.

**Workaround:** None.

**Status:** Fixed. See the “Summary Table of Changes” on page 6.



#### 14. **Signaled system error set when message is not escalated**

**Problem:** An outbound transaction from the processor to the 41210 Bridge that receives an unsupported request (that is, the 41210 Bridge aborts the transaction internally) does not escalate an error message, but the Status Register Signaled System Error bit (Bus 0, Device 0, Function 0 and 2, Offset 06H–07H, bit 14) is set for each bridge that has the SERR# Enable bit set, in the following scenario:

- SERR# Enable (Bus 0, Device 0, Function 0, 1, 2, and 3, Offset 04H–05H, bit[8]) is set for function 0 and function 2.
- Unsupported Request Reporting Enable, Fatal Error Reporting Enabled, Non-Fatal Error Reporting Enabled, and Correctable Error Reporting Enable bits are set to “disable” in the PCI Express\* Device Status Register (Bus 0, Device 0, Function 0, 1, 2, and 3, Offset 4CH–4DH, bits[3:0]).
- PCI Express\* Uncorrectable Mask bits are clear (Bus 0, Device 0, Function 0 and 2, Offset 108H–10BH, bits[31:0]).

**Implication:** There is an indication in 41210 Bridge that an error message was escalated when it was not.

**Workaround:** None.

**Status:** [Fixed](#). See the “Summary Table of Changes” on page 6.

#### 15. **Intermittent PCI 33 MHz operation when PCI-X initialization is expected**

**Problem:** The secondary bus may intermittently initialize at 33 MHz conventional PCI when the bus should be configured in PCI-X mode.

**Implication:** Incorrect bus initialization. The secondary bus may initialize at 33 MHz PCI.

**Workaround:** None.

**Status:** [Fixed](#). See the “Summary Table of Changes” on page 6.

#### 16. **Secondary bus PxCIRST# pulse prior to the rising edge of PERST#**

**Problem:** During system power on and prior to the 41210 Bridge receiving the rising edge of PERST#, a pulse is observed on the secondary bus PxCIRST# signals.

**Implication:** PCI/PCI-X controllers on the secondary bus segments could interpret this PxCIRST# pulse as a true rising edge and initialize into an undetermined state.

**Workaround:** A temporary HW workaround has been identified. The PERST# signal that is received by the 41210 Bridge component should be used to gate the secondary bus PxCIRST# signals.

**Status:** [No Fix](#). See the “Summary Table of Changes” on page 6.

#### 17. **Unable to train in x1 on Lane 3, 4, or 7 when Lane 0 is broken**

**Problem:** The 41210 fails to train as a x1 width on either Lane 3, 4, or 7 when Lane 0 is broken (in other words, not electrically visible to the MCH/XMB/TMB).

**Implication:** This problem prevents 41210 Bridge training as a x1 in Lane 3, 4, or 7 (when Lane 0 is broken or otherwise electrically disconnected).

**Workaround:** None

**Status:** [No Fix](#). See the “Summary Table of Changes” on page 6.



## 18. IOxAPIC End-Of-Interrupt (EOI) register is read/write but should be write-only

**Problem:** The IOxAPIC End-Of-Interrupt register (EOI) (Bus 0, Device 0, Functions 1 and 3, Direct Memory Space Register, Offset 40h) should be write-only. The APIC specification specifies that this register must be implemented as write-only. In the 41210, this register is inadvertently implemented as read-write.

**Implication:** When implemented as write-only, this register returns the value FFh when read. Since this register is implemented as read-write, the 41210 Bridge returns the “real” value of the register contents when read.

There is no impact to functionality.

**Workaround:** None.

**Status:** No Fix. See the “Summary Table of Changes” on page 6.

## 19. Unreliable PCI Express\* link operation when L0s active state power management is enabled

**Problem:** PCI Express\* link operation is unreliable after the L0s state is enabled in the 41210 Bridge.

**Implication:** When L0s is enabled, the system may hang or behave in an unstable manner.

**Workaround:** The link control register must be written to prevent the 41210 from entering L0s. A platform- dependent BIOS workaround has been identified. Please refer to [Specification Changes “L0s state is not supported” on page 24](#) and to the Intel® 41210 *Initialization by the SMB Bus Using The PIC16F876A Microcontroller White Paper (302281)* for details on how to disable L0s support and implement this workaround.

**Note:** The Intel®41210 Serial to Parallel PCI Bridge Initialization Customer Reference Code associated to this workaround is available from Intel. Contact your Intel Representative for more information.

**Status:** No Fix. See the “Summary Table of Changes” on page 6.

## 20. Slow edge rates are observed when the Intel® 41210 Serial to Parallel PCI Bridge is driving the PCI-X bus at specific temperatures

**Problem:** Signal-integrity issues may occur at a specific temperature when 41210 Bridge is driving the PCI/PCI-X bus. This issue is highly sensitive to temperature and occurs within a narrow range (1–2 °C) within the normal operating temperature range. The failing temperature varies for each die. The cause of the problem is that a hidden register is loaded with an inappropriate value, causing incorrect drive strength on PCI signals.

**Implication:** Parity errors and system hangs may occur.

**Workaround:** Write 1s to the bridge configuration space (address offset 224h, bits[29:17], function 0 and 2). This must be done before any PCI-X bus access occurs. Please refer to the Intel® 41210 *Initialization by the SMB Bus Using The PIC16F876A Microcontroller White Paper (302281)* for details on implementing this workaround.

**Note:** The Intel®41210 Serial to Parallel PCI Bridge Initialization Customer Reference Code associated to this workaround is available from Intel. Contact your Intel Representative for more information.

**Status:** No Fix. The workaround must be in place for all steppings of the 41210 Bridge. See the “Summary Table of Changes” on page 6.





## 21. PCI link training failures on cold reset

**Problem:** On a front-panel reset (cold reset), the ×8 PCI Express\* link may train to degraded link widths or fail to train. This is caused by the timing of state transitions on the PCIE link.

**Implication:** After a cold reset, a ×8 PCI Express\* link may degrade to ×4 or ×1 link widths, or fail to train.

**Workaround:** A platform-dependant BIOS workaround has been identified. Please refer to the appropriate BIOS specification.

**Status:** **Fixed.** See the “Summary Table of Changes” on page 6.

## 22. PCI Express link retraining fails after MCH issues secondary bus reset

**Problem:** When the MCH issues a secondary bus reset (hot reset), the link width may degrade or link training may fail.

**Implication:** After a hot reset, the PCI Express\* link may fail to train, or train to a degraded link width.

**Workaround:** None at this time

**Status:** **Fixed.** See the “Summary Table of Changes” on page 6.

## 23. ACK/NAK DLLP with reserved encoding causes compliance issue

**Problem:** The 41210 can occasionally issue an ACK or NAK with reserved encoding.

**Implication:** There is no known implication, but PCIE compliance may be an issue.

**Workaround:** None

**Status:** **Fixed.** See the “Summary Table of Changes” on page 6.

## 24. SSE bit set for PERR# assertion when error reporting is masked

**Problem:** During a downstream memory write to 41210 Bridge, the following erroneous behavior is seen when PERR# is asserted on the secondary bus:

- Signaled System Error (SSE) in the STS\_REG register (D:0, F:0&2, offset 06h, bit 14) is set when SERR# Enable (SEE) (D:0, F:0&2, offset 04h, bit 8) and Parity Error Response Enable (PERE) (D:0, F:0&2, offset 04h, bit 6) are set in the CMD register.
- The PERE bit in the BRDG\_CNTL register is set (D:0, F:0&2, offset 3Eh, bit 0).
- Error reporting is disabled in the UNC\_PXERRMSK register (D:0, F:0&2, offset 130h).

**Implication:** False indication of an error message escalated as recorded in SSE of the STS\_REG register being set. This is considered low risk since the escalation of the message is functioning properly.

**Workaround:** None at this time.

**Status:** **No Fix.** See the “Summary Table of Changes” on page 6



## 25. Data Parity Error detected on PCI/X interface fails to propagate bad parity

**Problem:** In PCI and PCI-X mode using 32-bit data transfers, when a read request gets disconnected at an even dword boundary with data parity error, such that the subsequent request for partial data gets retried, the completion for this request is issued over PCI Express to the MCH (root complex) without the poisoned data EP field set in the PCI-Express TLP header.

**Implication:** Corrupted Data forwarded without error indication if error escalation is not enabled.

**Workaround:** Uncorrectable error escalation must be enabled in the MCH and 41210 Bridge to contain this data parity escape. Therefore, a complete workaround for this Erratum will also require MCH/root complex escalate parity errors correctly appropriate platform. Please refer to the Intel® 41210 *Initialization by the SMB Bus Using The PIC16F876A Microcontroller White Paper (302281)* for details on implementing this workaround.

**Note:** The Intel®41210 Serial to Parallel PCI Bridge Initialization Customer Reference Code associated to this workaround is available from Intel. Contact your Intel Representative for more information.

**Status:** No Fix. See the "Summary Table of Changes" on page 6

## 26. 41210 Bridge Fails to train down in the presence of a degraded lane

**Problem:** Problem:During the PCI Express training sequence, if a broken endpoint has correct receiver termination on a lane and transmits training sequences on the lane which are invalid, the 41210 Bridge will fail to link train.

**Implication:** The PCI Express specification intends that, if some lanes are transmitting bogus data instead of valid training sequences, those lanes should be treated as broken, and the link should fail down to an acceptable width, such as x1. If Lane 0 were failing in this manner, the PCI-E specification would anticipate that the link would fail to train. If a higher-numbered lane were failing in this manner, the PCI-E specification requires that the link attempt to train as a x1 on lane 0. In either case, 41210 Bridge will not train for the problem scenario.

On production material, failures are anticipated to be either a broken transmitter path or a broken receiver path, or a silent transmitter. 41210 Bridge will train properly for these failure modes, since either the receiver termination will be missing, or the transmitted signals will not be seen at the 41210 Bridge. In order to see invalid transmitted data on lanes at the 41210 Bridge, either a logic bug in the other PCI-E endpoint would be required, or a signal integrity issue so severe as to make operation impossible, such as a broken or intermittent connection.

**Workaround:** None. A non-compliant or broken device could exhibit this erratum.

**Status:** No Fix. See the "Summary Table of Changes" on page 6



## 27. PCI Express and PCI-X Header Logs and First Error Pointers do not remain sticky through reset.

The PCI Express and PCI-X header logs and First Error pointers are not maintaining their values after a warm/hot reset. These registers should be unaffected by a warm/hot reset, but instead, they are reset to default values. The following registers with “sticky” bits are affected: ADVERR\_CTL (offset 118h), HDR\_LOG (offset 11Ch), PCIXERRUNC\_PTR (offset 138h), PCIXHDR\_LOG (offset 13Ch).

**Implication:** Errors detected will be logged and escalated properly, but after a warm/hot reset, the header logs and first error pointers will reset to their default values.

**Note:** Error status registers are unaffected, and properly maintain their values through reset.

**Workaround:** None at this time.

**Status:** No Fix. See the “Summary Table of Changes” on page 6

## 28. Incorrect Default Value for PCI Express Flow Control Protocol Error Severity Bit.

**Problem:** The PCI Express Flow Control Error Severity bit, register offset 10C, bit 13, is programmed to a default value of 0, indicating an uncorrectable flow control error will be reported as non-fatal. This is in contradiction with the PCI Express Specification, which requires a default value of 1, indicating an uncorrectable flow control error will be reported as fatal.

**Implication:** Implications for this erratum depend upon the error response strategy implemented in a specific system.

This bit can be reprogrammed to match the specified default value if desired. Refer to the Intel® 41210 *Initialization by the SMB Bus Using The PIC16F876A Microcontroller White Paper (302281)* for details on this workaround.

**Note:** The Intel®41210 Serial to Parallel PCI Bridge Initialization Customer Reference Code associated to this workaround is available from Intel. Contact your Intel Representative for more information.

**Status:** No Fix. See the “Summary Table of Changes” on page 6.

## 29. Power State Bits in PCI Express Power Management Control/Status Register mistakenly accept reserved values.

**Problem:** The Power State bits, bit 1:0 of PM\_PMCSCR (Offset 70h) will allow a reserved value of 01 or 10 to be written. This is contrary to the specification, which originally stated that if software attempted to write an unsupported reserved state to this field, the data would be discarded and no state change would occur.

**Implication:** If a reserved state is written to this field, there will be a mismatch between the actual power state of the part and the state reported in configuration space. In some cases, writing a reserved value to this field could cause the 41210 Bridge to transition to the D0 power state, regardless of the previous power state.

**Workaround:** Never write a reserved value to this bit field.

**Status:** No Fix. See the “Summary Table of Changes” on page 6.



### 30. Performance across an Upstream x1 PCI Express Link is less than expected.

**Problem:** When the 41210 Bridge is configured with an upstream x1 PCI Express link, the realized performance is significantly less than the predicted linear assumption that a x1 link will provide ¼ the performance of a x4 link. This is caused by circumstances where 41210 Bridge must discard a large portion of the data it receives across the upstream link. Notably; anytime 41210 Bridge services an incorrect prefetch, or anytime 41210 Bridge services interleaved requests from multi-function devices, 41210 Bridge must discard data.

The problem occurs because, in PCI mode, the target memory has no indication of the amount of data to send in response to a read request. It must rely upon prefetch policy and disconnects. If a disconnect occurs, it must discard (possibly stale) data. Data that is discarded after consuming bandwidth on the PCIe bus must then be re-read and can become a significant percentage of the available PCIe bandwidth.

Single-function masters on a PCI bus segment typically do not exhibit this behavior. Multi-function devices and/or multiple devices on a PCI bus segment are more likely to cause this problem, since they are likely to interleave read requests, which is a primary cause of data discard.

This problem has not been seen in PCI-X, because byte counts of read requests are known, buffers are preallocated and data does not need to be discarded.

**Implication:** Devices that rely heavily on prefetching, or multi-function devices that request data in an interleaved fashion are the most likely to experience degraded performance.

**Workaround:** System designers should reduce the amount of prefetching allowed to devices behind 41210 Bridge if possible.

**Status:** No Fix. See the “Summary Table of Changes” on page 6

### 31. SKP Ordered Set may not be sent within required interval during link recovery if a packet is pending

**Problem:** During Link Recovery on the PCI Express port, the device may fail to transmit a SKP Ordered set within the required time interval as defined in the PCI Express 1.0a Specification if a TLP or DLLP was pending when the link entered Recovery.Idle state.

**Implication:** If the receiving device depends upon receipt of a SKP Ordered set to progress through Link Recovery, a timeout will occur resulting in Link Down and automatic reinitialization of the PCI Express Link. A link transitions through Recovery only under exceptional operational conditions. Following the Link Recovery timeout and reinitialization, the PCI Express link should resume normal operation unless the original Link Recovery condition was entered as a result of a hard failure mechanism.

**Workaround:** None.

**Status:** No Fix. See the “Summary Table of Changes” on page 6.



### 32. PCI Express ESD enhancement requires a change to register settings

**Problem:** Validation has shown PCI Express ESD enhancement, with changes to undisclosed registers in the 41210 Bridge.

**Implication:** The workaround that follows increases the margin for the eye and results in a healthier, improved PCI Express link.

**Workaround:** Set F0/F2:R260h bit[15] to 1 and clear F0/F2:R270h bit[31] to 0. This workaround is required for both cold and warm reset. Refer to the *Intel 41210 Serial to Parallel PCI Bridge Initialization by the SMBus using the PIC16F876A Microcontroller White Paper* (302281) for details on implementing this workaround.

**Note:** The Intel®41210 Serial to Parallel PCI Bridge Initialization Customer Reference Code associated to this workaround is available from Intel. Contact your Intel Representative for more information.

**Status:** No Fix. See the "Summary Table of Changes" on page 6.

### 33. SERR fatal/non-fatal error message enabled with incorrect error message enabled bit

**Problem:** When Secondary bus SERR errors are not being escalated (i.e., when the SERR# Enable (SEE) bit in the PCI Command Register (offset 0x4) is not set), then the Advanced Error Reporting scheme concerning SERR configuration is flawed. Specifically, when SERR is configured as a fatal error, the generation of a SERR fatal error message is mistakenly gated by the Non-Fatal Error Reporting Enabled bit (bit[1]) instead of the Fatal Error Reporting enabled bit (bit[2]) of the Device Control Register (offset 4Ch). Likewise, when SERR is configured as a non-fatal error, the generation of a SERR non-fatal error message is gated by the Fatal Error Reporting enabled bit.

**Implication:** The SERR fatal error message can be generated only when non-fatal error messaging is enabled, and the SERR non-fatal error message can be generated only when fatal error messaging is enabled.

**Workaround:** The workaround for this errata is implementation specific. The following are options for working around this errata:

- ..... Set the SERR# enable bit in PCI command register (offset 0x4 - bit 8)
- ..... For Advanced Error reporting:  
Set the Report NonFatal and Fatal Error bits (offset 0x4C - bits 1 and 2).
- ..... If using the Advanced Error reporting capability for SERR# escalation as Fatal (ERR\_FATAL):  
Set the Report NonFatal Error enable bit (offset 4c, bit 1) and mask other PCI-X errors that are set to NonFatal, using offset 0x134 and 0x130, if escalation of those errors is not desired.
- If using the Advanced Error reporting capability for SERR# escalation as Non-Fatal (ERR\_NonFATAL):  
Set the Report Fatal errors enable bit (offset 4c, bit 2).

**Status:** No Fix. See the "Summary Table of Changes" on page 6.



### 34. **Byte Enables (BE) not included in PCI delayed reads can cause data corruption**

**Problem:** A PCI device on one of the secondary busses that generates a zero length read request may cause data corruption in platforms utilizing non-Intel MCH components, as the byte enables (BE) are not included by the 41210 bridge in matching completions to PCI delayed read requests.

**Implication:** All Intel MCH devices will return data consistent with the address of a zero-length read request. No corruption can occur if a subsequent non-zero-length read is inadvertently completed with data returned on behalf of the zero-length request but this behavior is not required by specification.

The following is an example case:

1. A memory read request with zero BE is issued over PCI, a corresponding zero length read results on PCI-Express to the host.
2. A PCI device on the same PCI segment issues a MR/MRL/MRM to the same address with valid BE's.
3. The 41210 bridge matches the completion for the Memory Read request on line 1 to the request on line 2 (i.e. - BE's are ignored.)
4. Unspecified data (returned for the zero-length read request) is driven to the PCI card, resulting in data corruption.

**Note:** This exclusively affects PCI mode and is not an issue when the secondary busses are operating in PCI-X mode. Whether corruption can occur through this mechanism is dependent upon behavior of the non-Intel MCH component. If the MCH in use behaves similarly to Intel MCH designs, there is no exposure to data corruption, and the incomplete completion match will not have any side-effects.

**Workaround:** None.

**Status:** **No Fix.** See the "Summary Table of Changes" on page 6.

### 35. **41210 may become unresponsive when transitioning into the D3 power state.**

**Problem:** When the 41210 Bridge transitions to a power state of D3 or lower, the 41210 Bridge may become unresponsive.

**Implication:** There have been no observed failures on systems with currently available software. Operating systems that independently manage the power state of the 41210, outside the scope of system level power state transitions, may result in the loss of link communications to the MCH.

**Workaround:** Independent device power state management of the 41210 should be avoided. If the 41210 Bridge becomes unresponsive, a fundamental device reset must be asserted to return the system to normal operation.

**Status:** **No Fix.** See the "Summary Table of Changes" on page 6.



**36. Under certain conditions, inbound prefetched PCI read requests may return wrong data to the requestor**

- Problem:** With some prefetch policy settings, the 41210 may over-aggressively prefetch data for PCI reads and subsequently return the wrong data to the requestor. This problem only exists when there is more than one active agent on the PCI bus. It exists for all supported frequencies and exists on both 41210 PCI segments. It does not effect PCI-X operation at any supported frequency.
- Implication:** Inbound read requests that are enabled for prefetching may return invalid data when multiple agents exist on the same PCI bus. No error is reported by the 41210.
- Workaround:** Set D0:F0/F2 Offset 184h (Dword) bit [2] to 1. The workaround corrects the problem at all supported frequencies and all prefetch policy settings.
- Status:** **No Fix.** Not to be fixed. The workaround must be left in place for all 41210 steppings. See the ["Summary Table of Changes" on page 6](#).



## Specification Changes

---

### 1. Ball pad T24 changes from an NC (No Connect NC17) to a pin that requires an external pull-up resistor

**Issue:** Pin NC17 previously had an internal pull-up resistor; this internal pull-up resistor is now removed. In normal operating mode, this pin must be tied high. To prevent this pin from floating, an external pull-up resistor to 3.3 V must be provided.

**Affected Docs:** Intel® 41210 Serial to Parallel PCI Bridge Datasheet (278885-001)  
Intel® 41210 Serial to Parallel PCI Bridge Developer's Manual (278890-001)  
Intel® 41210 Serial to Parallel PCI Bridge Design Guide (278801-001)

### 2. L0s state is not supported

**Issue:** The L0s state has been defeatured in the 41210 Bridge.

**Affected Docs:** Intel® 41210 Serial to Parallel PCI Bridge Datasheet (278885-001)  
Intel® 41210 Serial to Parallel PCI Bridge Developer's Manual (278890-001)  
Intel® 41210 Serial to Parallel PCI Bridge Design Guide (278801-001)

### 3. Linear Voltage Regulators are Recommended for 1.5 V supplies

**Issue:** Linear Voltage regulators are recommended when using 1.5 Volt power supplies.

**Affected Docs:** Intel® 41210 Serial to Parallel PCI Bridge Design Guide (278801-001)

### 4. Updated Power Sequencing Steps for VCC15 and VCC33 Voltages

**Issue:** The following three steps are the power sequencing requirements that must be followed with the 41210 Bridge:

1. The 41210 Bridge requires that the VCC33 voltage rail be no less than 0.5V below VCC15 (absolute voltage value) at all times during 41210 operation, including during system power up and power down. In other words, the following must always be true:

$$VCC33 \geq (VCC15 - 0.5V)$$

This can be accomplished by placing a diode (with a voltage drop  $<0.5V$ ) between VCC15 and VCC33. A node will be connected to VCC15 and cathode will be connected to VCC33.

If VCC15 (1.5V PCI-X I/O voltage) and VCC (1.5V core voltage) are tied together on the platform, then both voltages must meet the above rule.


**Note:** Linear voltage regulators are recommended when using 1.5 Volt power supplies.

2. If a voltage regulator solution is used which shunts VCC15 to ground while VCC33 is powered, the maximum allowable time that VCC15 can be shunted to ground while VCC33 is fully powered is 20ms. This includes configurations where VCC and VCC15 are powered by the same power source.
3. The maximum allowed time between VCC33 and VCC15 ramping is 525ms.

**Note:** There is no minimum sequencing time requirement other than requirements in Steps 2 and 3.

**Affected Docs:** Intel® 41210 Serial to Parallel PCI Bridge Design Guide (278801-001)





## 5. Use Microcontroller When Implementing Some Erratum Workarounds

**Issue:** The workarounds for a number of erratum observed in the 41210 Serial to Parallel PCI Bridge (Erratum 19, 20, 25, 28, and 32) require that Configuration Space registers be loaded with specific values. Intel requires that this be done using the microcontroller attached to the 41210 Bridge SM Bus prior to releasing the CFGRETRY signal.

**Affected Docs:** Intel® 41210 Serial to Parallel PCI Bridge Developer's Manual (278890-001)  
Intel® 41210 Serial to Parallel PCI Bridge Design Guide (278801-001)

## 6. BCNF Bit 3 Changed to Reserved bit

**Issue:** Bit 3 in the Bridge Configuration Register (Offset 40 in both A- and B- bridges) is currently defined as 'Downstream Delayed Transaction Resource Partitioning (ODTP)' with a default setting of '0'. Setting this bit to '1' may cause undesired functionality; therefore BCNF.3 is changed to 'reserved'. As a 'reserved' bit, the default condition of '0' should be maintained and BIOS firmware should never set this bit to a '1'.

**Affected Docs:** Intel® 41210 Serial to Parallel PCI Bridge Developer's Manual (278890-001).

## 7. Updated Microcontroller Reference Code

**Issue:** The workarounds for two erratum in the 41210 were incorrectly implemented in the customer reference code provided by Intel. The corrections are as follows:

- For Errata #25, register offset 0x130, the packet description should be 0x22, 0x51, 0x30, 0x00, 0x80.
- For Errata #25, register offset 0x134, the packet description should be 0x12, 0x51, 0x34, 0x00, 0x80.
- For Errata #32, register offset 0x260, the packet description should be 0x14, 0x52, 0x60, 0x00, 0x00, 0x80, 0x00.
- For Errata #32, register offset 0x270, the packet description should be 0x24, 0x52, 0x70, 0x80, 0x00, 0x00, 0x00.


**Affected Docs:** Intel® 41210 Serial to Parallel PCI Bridge Initialization Customer Reference Code

## 8. REFCLK relationship to voltage rails

**Issue:** When the 41210 is on an add-in card, only 3.3V and 12V are provided to the slot, therefore, a local regulator is required for 1.5V and 2.5V generation. Due to the delay by the local regulators, REFCLK may already be provided before the power rails are stable. If this is the case, no device overstress will occur, provided that the REFCLK input current does not exceed 900mA and the input voltage does not exceed the PCI Express specification of 1.15V. REFCLK buffers on many Intel platforms show an input current of 15.6mA, well under the 900mA limit.

The requirement for "all 41210 voltage rails to be stable before the PCI Express differential clocks REFCLKp and REFCLKn begin running" is no longer a requirement.

**Affected Docs:** Intel® 41210 Serial to Parallel Bridge Design Guide (278801-003)



## Specification Clarifications

---

### 1. SMBus connection recommendations for PCI Express adapter cards

**Issue:** PCI Express cards based on the 41210 Bridge must implement the SMBus signals in one of the following ways:

1. The SMDAT and SMCLK signals from the PCI Express connector must be left as "no connects". The SMBCLK and SMBDAT signals on the 41210 must have pull-ups even when they are not used. The pull-ups prevent the inputs from oscillating and potentially causing other problems.
2. When the SMBus feature is required, an isolation device (for example, the LTC4301) must be placed between the SMBus signals on the PCI Express connector and the 41210, so that the system has no connection to the 41210 on these two signals when power is off.

For embedded/backplane designs, it is assumed that the SMBus is routed only to devices that are required and that remain powered

**Affected Docs:** Intel® 41210 Serial to Parallel PCI Bridge Datasheet.  
and  
Intel® 41210 Serial to Parallel PCI Bridge Developer's Manual.

### 2. Recommended termination for unused PCI/PCIX segment

**Issue:** For some 41210 usage models, only one PCI/PCI-X segment is used. The 41210 incorporates on-die termination for most of the PCI interface signals.

The following additional connections should be made for an unused PCI/PCIX segment:

- Connect X\_CLKO[6] to X\_CLKIN on the unused bus. The other unused clock outputs may be disabled via the "Offset 43: PCLKC - PCI Clock Control" register and should be treated as no connects on the board.
- For X\_PME#, and X\_133EN, use an 8.2K ohm pull-up to 3.3V.
- For X\_PCIXCAP and X\_M66EN pull-down to ground.
- For X\_STRAP[0,1,2,6] use an 8.2K ohm pull-down to ground.
- For X\_STRAP[3,4,5] and X\_TEST[2:1] use an 8.2K ohm pull-up to 3.3V.
- For X\_NC[10:1] - No connect

**Affected Docs:** Intel® 41210 Serial to Parallel PCI Bridge Datasheet.  
and  
Intel® 41210 Serial to Parallel PCI Bridge Developer's Manual.



### 3. 41x10 interaction with 5V PIC microcontroller may be intermittent

**Issue:** The Intel 41x10 Customer reference board contains an error that may prevent proper operation on the PIC microcontroller. The 41x10, a 3.3V logic device is asserting a signal to a Schmitt trigger input of a 5V part (PIC Microcontroller - PIC16F876A - requires 4V for a logic high on the Schmitt trigger input). In certain cases, the PIC microcontroller may not detect the logic high and thus fail to execute the PIC initialization code.

Only designs which leveraged the 41x10 reference board with the implementation of the 5V PIC microcontroller are affected. Implementations using a 3.3V microcontroller are not affected by this issue.

A fix to the PIC initialization reference code has been identified to workaround this issue.

**Note:** The Intel 41x10 Serial to Parallel PCI Bridge Initialization Customer Reference Code associated with this fix is available from Intel. Contact your Intel representative for more information.

**Affected Docs:** Intel® 41110 Serial to Parallel PCI Bridge Developer's Manual.  
and  
Intel® 41210 Serial to Parallel PCI Bridge Developer's Manual



## Documentation Changes

---

### 1. L0s state is not supported.

Issue: The L0s state has been defeatured in the 41210 Bridge.

Affected Docs: Intel® 41210 Serial to Parallel PCI Bridge Datasheet (278875-001)  
Intel® 41210 Serial to Parallel PCI Bridge Developer's Manual (278890-001)  
Intel® 41210 Serial to Parallel PCI Bridge Design Guide (278801-001)

### 2. Removed; incorporated into Design Guide

### 3. Removed; incorporated into Design Guide

### 4. Offset 40h: BCNF - Bridge Configuration Register Bit 3 Changed to Reserved

Issue: In Section 12.2.21, Table 55, Bit 3 in the Bridge Configuration Register (Offset 40) is currently defined as Downstream Delayed Transaction Resource Partitioning (ODTP) with a default setting of '0'. Setting this bit to '1' may cause undesired functionality; therefore BCNF Bit 3 is changed to 'reserved'. As a 'reserved' bit, the default condition of '0' should be maintained and BIOS firmware should never set this bit to a '1'.

The row in Table 55 containing the Bit 3 description now appears as follows:

3	RsvdP	0b	Reserved
---	-------	----	----------

Affected Docs: Intel® 41210 Serial to Parallel PCI Bridge Developer's Manual.



## 5. PCI clock timings table missing absolute minimum clock cycle times

Issue: Table 26 needs to be updated to include the absolute minimum timings for the CLK Cycle Time parameter. Table 26 now appears as follows (with updated CLK Cycle Time Average and Absolute Minimum parameters in first row):

Symbol	Parameter		PCI-X 133		PCI-X 66		PCI 66		PCI 33		Units	Notes
			Min	Max	Min	Max	Min	Max	Min	Max		
T <sub>cyc</sub>	CLK Cycle Time	Average	7.5	20	15	20	15	30	30	•	ns	1,3,4
		Absolute Minimum	7.375		14.8		14.8		29.7		ns	1,3
T <sub>high</sub>	CLK high time		3		6		6		11		ns	
T <sub>low</sub>	CLK low time		3		6		6		11		ns	
T <sub>jit</sub>	CLK Period Jitter		125	-125	200	-200	200	-200	300	-300	ps	5
Slew Rate												
—	CLK slew rate		1.5	4	1.5	4	1.5	4	1	4	V/ns	2
Spread Spectrum Requirements												
f <sub>mod</sub>	Modulation frequency		30	33	30	33	30	33			kHz	
f <sub>spread</sub>	Frequency spread		-1	0	-1	0	-1	0			%	

1. For clock frequencies above 33 MHz, the clock frequency may not change beyond the spread-spectrum and jitter limits except while RSTIN# is asserted.
2. This slew rate must be met across the minimum peak-to-peak portion of the clock waveform as shown in the *PCI-X Electrical and Mechanical Addendum, Revision 2.0a*.
3. The minimum clock period must not be violated for any single clock cycle (i.e. accounting for all system jitter).
4. Average T<sub>cyc</sub> is measured over any 1 μs period of time and must include all sources of clock variation.
5. Period jitter is the deviation between any single period of the clock, T<sub>cyc</sub> and the average period of the clock, T<sub>cyc(average)</sub>.

Affected Docs: Intel® 41210 Serial to Parallel PCI Bridge Datasheet.



## 6. REFCLK Relationship to Voltage Rails Change

Issue: Section 5.3 states the following:

"All 41210 voltage rails must be stable and within their operating ranges before the PCI Express differential clocks REFCLKp and REFCLKn begin running. This is a requirement for all devices with PCI Express interfaces."

When the 41210 is on an add-in card, only 3.3V and 12V are provided to the slot, therefore, a local regulator is required for 1.5V and 2.5V generation. Due to the delay by the local regulators, REFCLK may already be provided before the power rails are stable. If this is the case, no device overstress will occur, provided that the REFCLK input current does not exceed 900mA and the input voltage does not exceed the PCI Express specification of 1.15V. REFCLK buffers on many Intel platforms show an input current of 15.6mA, well under the 900mA limit.

The requirement for "all 41210 voltage rails to be stable before the PCI Express differential clocks REFCLKp and REFCLKn begin running" is no longer a requirement.

Section 5.3 has been removed.

Affected Docs: *Intel® 41210 Serial to Parallel PCI Bridge Design Guide*.

## 7. Device REVID 00h (is an error) and needs to be changed to 09h per the C1 revision

Issue: Table 38 in the *Intel® 41210 Serial to Parallel PCI Bridge Developer's Manual* indicates that the Offset for REVID - Revision ID is 00h. It should look as indicated below:

New Text: Highlighted in RED.

### 12.2.4 Offset 08h: REVID—Revision ID

This register is the Revision ID Register.

**Table 38. Offset 08h: REVID—Revision ID**

Bits	Type	Reset	Description
7:0	RO	09h	<b>Revision ID (RID):</b> These bits indicate the stepping (die version) of the Intel® 41210 Serial to Parallel PCI Bridge. 0000 1001 C-1 stepping

Affected Docs: *Intel® 41210 Serial to Parallel PCI Bridge Developer's Manual*.

